Is there an example detailing the steps required from switching to
GPIF Master to a Slave FIFO for an FX2.
In our specific case we initialize the GPIF and set IFCONFIG to
0xCE. We then transfer data to program an Altera FPGA. Next we set
IFCONFIG=0x43 with the intention that the FX2 is should now be driven
by an external clock and automatically transfer data to the FPGA.
Subsequent Bulk Writes after configuration is failing and I
suspect that the GPIF interface is not being corr
↧